

AFRL-PR-WP-TP-2007-207

**1.8 kV, 10 mΩ-cm² 4H-SiC JFETs
(PREPRINT)**

**James Scofield, Sei-Hyung Ryu, Sumi Krishnaswami, Husna
Fatima, and Anant K. Agarwal**



JANUARY 2006

Approved for public release; distribution is unlimited.

STINFO COPY

**The U.S. Government is joint author of the work and has the right to use, modify,
reproduce, release, perform, display, or disclose the work.**

**PROPULSION DIRECTORATE
AIR FORCE MATERIEL COMMAND
AIR FORCE RESEARCH LABORATORY
WRIGHT-PATTERSON AIR FORCE BASE, OH 45433-7251**

REPORT DOCUMENTATION PAGE				<i>Form Approved</i> OMB No. 0704-0188	
The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.					
1. REPORT DATE (DD-MM-YY) January 2006		2. REPORT TYPE Conference Paper Preprint		3. DATES COVERED (From - To) 09/30/2005 – 01/30/2006	
4. TITLE AND SUBTITLE 1.8 kV, 10 mΩ-cm ² 4H-SiC JFETs (PREPRINT)				5a. CONTRACT NUMBER FA8650-04-2-2410	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER 62203F	
6. AUTHOR(S) James Scofield (AFRL/PRPE) Sei-Hyung Ryu, Sumi Krishnaswami, Husna Fatima, and Anant K. Agarwal (Cree, Inc.)				5d. PROJECT NUMBER 3145	
				5e. TASK NUMBER 13	
				5f. WORK UNIT NUMBER OM	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Electrical Technology and Plasma Physics Branch (AFRL/PRPE) Power Division Propulsion Directorate Air Force Research Laboratory, Air Force Materiel Command Wright-Patterson Air Force Base, OH 45433-7251				8. PERFORMING ORGANIZATION REPORT NUMBER Cree, Inc. 4600 Silicon Drive Durham, NC 27703	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Propulsion Directorate Air Force Research Laboratory Air Force Materiel Command Wright-Patterson AFB, OH 45433-7251				10. SPONSORING/MONITORING AGENCY ACRONYM(S) AFRL-PR-WP	
				11. SPONSORING/MONITORING AGENCY REPORT NUMBER(S) AFRL-PR-WP-TP-2007-207	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.					
13. SUPPLEMENTARY NOTES Conference paper submitted to the 2006 Proceedings of the European Conference on Silicon Carbide and Related Materials (ECSCRM 06). The U.S. Government is joint author of the work and has the right to use, modify, reproduce, release, perform, display, or disclose the work. PAO Case Number: AFRL/WS 06-1794; Date cleared: 27 Jul 2006. Paper contains color.					
14. ABSTRACT Fabrication and characteristics of high voltage, normally-on JFETs in 4H-SiC are presented. The devices were built on 5x10 ¹⁵ cm ⁻³ doped, 12 μm thick n-type epilayer grown on a n ⁺ 4H-SiC substrate. A specific on-resistance of 10 mΩ-cm ² and a blocking voltage of 1.8 kV were measured. Device characteristics were measured for temperatures up to 300°C. An increase of specific on-resistance by a factor of 5 and a decrease in transconductance were observed at 300°C, when compared to the value at room temperature. This is due to a decrease in bulk electron mobility at elevated temperature. A slight negative shift in pinch-off voltage was also observed at 300°C. The devices demonstrated robust DC characteristics for temperatures up to 300°C, and stable high temperature inverter operation in a power DC-DC converter application, using these devices, is reported in this paper.					
15. SUBJECT TERMS Silicon Carbide, power, JFET, dynamic characteristics					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT: SAR	18. NUMBER OF PAGES 12	19a. NAME OF RESPONSIBLE PERSON (Monitor) James D. Scofield 19b. TELEPHONE NUMBER (Include Area Code) N/A
a. REPORT Unclassified	b. ABSTRACT Unclassified	c. THIS PAGE Unclassified			

1.8 kV, 10 mΩ-cm² 4H-SiC JFETs

James Scofield¹, Sei-Hyung Ryu², Sumi Krishnaswami², Husna Fatima², and Anant K. Agarwal²

¹Air Force Research Laboratory, Wright-Patterson Air Force Base, OH 45433

²Cree, Inc., 4600 Silicon Drive, Durham, NC 27703

ABSTRACT

Fabrication and characteristics of high voltage, normally-on JFETs in 4H-SiC are presented. The devices were built on $5 \times 10^{15} \text{ cm}^{-3}$ doped, 12 μm thick n-type epilayer grown on a n^+ 4H-SiC substrate. A specific on-resistance of 10 mΩ-cm² and a blocking voltage of 1.8 kV were measured. Device characteristics were measured for temperatures up to 300°C. An increase of specific on-resistance by a factor of 5 and a decrease in transconductance were observed at 300°C, when compared to the value at room temperature. This is due to a decrease in bulk electron mobility at elevated temperature. A slight negative shift in pinch-off voltage was also observed at 300°C. The devices demonstrated robust DC characteristics for temperatures up to 300°C, and stable high temperature inverter operation in a power DC-DC converter application, using these devices, is reported in this paper.

INTRODUCTION

4H-silicon carbide (4H-SiC) is a material of choice for high performance power switching devices because it offers a very high critical field and a high thermal conductivity. In addition, 4H-SiC has negligible intrinsic carrier generation at temperatures up to 300°C, due to its' large bandgap. This results in very small leakage currents in reverse biased junctions, and enables 4H-SiC devices to operate at much higher temperatures compared to devices in conventional semiconductor materials. Several types of 4H-SiC power devices have been demonstrated [1-3] and characterized at elevated temperatures. Power MOSFETs in 4H-SiC are very attractive devices. However, the operating temperature of a 4H-SiC MOSFET is limited to 200°C due to poor reliability of the gate oxide at elevated temperatures. Bipolar Junction Transistors, BJTs, in 4H-SiC can operate at higher temperatures (300°C) because their operation does not depend on the gate dielectric, but requires a static base current, necessitating a more complex drive circuit. 4H-SiC Junction FETs, JFETs, are viable high temperature alternatives because they are voltage controlled devices without critical gate dielectric functionality. In this paper, we present our latest results in high voltage 4H-SiC JFET development.

DEVICE STRUCTURE AND FABRICATION

Figure 1 shows a simplified cross-sectional view of a JFET cell. Electrons flow from the source contact into the n^+ source regions, then flow laterally through the JFET channel. The electrons then flow through vertical JFET regions, which are formed by two adjacent p-well regions, through the lightly doped drift layer, and then finally, to the drain contact. The

thickness of the lateral JFET channel is defined by the thickness of the n-epilayer and the widths of depletion regions formed by the n-channel and p-well (bottom), and the n-channel and top p⁺ gate (top). At turn-on, the top gate is shorted to source, and the width of the depletion region is at its' minimum. To turn the device off, a negative voltage is applied to the top gate (with respect to the source) and the depletion expands. The device is completely off when the top depletion region converges with the bottom depletion, pinching-off the n-channel layer.

Devices were fabricated using a 12 μm thick, $5 \times 10^{15} \text{ cm}^{-3}$ doped n-type epilayer grown on an n⁺, 4H-SiC substrate. P-wells and floating guard ring edge termination were formed by Al⁺ implantation, and n⁺ source regions were then formed by heavy-dose N⁺ implantations. The channel length, defined by the distance from the edge of the n⁺ source implant to the edge of the p-well implant, was 1 μm . The implants were activated at 1600 °C in a silicon-rich ambient. A 0.8 μm thick n-type epilayer with a doping concentration of $1.4 \times 10^{17} \text{ cm}^{-3}$ was grown as the lateral channel layer, and an Al⁺ implantation was done to form top p⁺ gate layer and annealed at 1600°C. The top p⁺ gate layer concentration was $1 \times 10^{19} \text{ cm}^{-3}$ and 0.3 μm deep. The p⁺ implanted layer and n-channel epilayers were then patterned using a dry etching technique down to n⁺ source and p-well implants. A 0.6 μm thick PECVD field oxide layer was then deposited and densified in dry O₂. After opening vias, Al/Ni ohmic contacts were formed on the n⁺ source, the p-wells, and the p⁺ gates regions, while Ni was used to form backside ohmics. The ohmic contacts were then covered with TaSi₂/Pt or Ta-Ru diffusion barrier layers to prevent deterioration of ohmic behavior at elevated temperatures. A 2 μm thick Ti/Pt/Au layer was evaporated and lifted-off to form the metal overlayer. Finally, a 0.3 μm thick Si₃N₄ layer was deposited and patterned for passivation and contact metal oxidation protection.




Fig. 1. Simplified cross-sectional view of a 4H-SiC JFET cell.

DEVICE CHARACTERISTICS

Figure 2 shows the on-wafer I-V characteristics of a 4H-SiC JFET, with an active area of $4.65\text{E-}2 \text{ cm}^2$, measured at room temperature. Fig. 2(a) shows the pulsed on-state IV characteristics measured using a Tektronix 371A curve tracer. With a $V_{\text{GS}}=0 \text{ V}$, an $R_{\text{DS,ON}}=0.21 \Omega$, which corresponds to a specific on-resistance ($R_{\text{on,sp}}$) of $10 \text{ m}\Omega\text{-cm}^2$, was measured. As seen in the figure an $I_{\text{D}}=10 \text{ A}$ ($=215 \text{ A/cm}^2$) was measured at $V_{\text{DS}}=2.25 \text{ V}$. Although the device appears to be off in Fig. 2(a) when a $V_{\text{GS}} = -25 \text{ V}$ was applied, it needed a gate bias of -30 V for complete shut-off. Fig. 2(b) shows the blocking capability of the device. To prevent arcing in air, the device was immersed in Fluorinert. The device was able to block 1.8 kV with $V_{\text{GS}} = -33 \text{ V}$, yielding a theoretical E-field in the drift layer of 2.1 MV/cm .

The devices were brazed to TO-258 packages using Au-Ge eutectic preforms. Fig. 3 shows the on-state IV characteristics of a 4H-SiC JFET at 300°C . V_{DS} measured at $I_{\text{D}}=5 \text{ A}$ (107 A/cm^2) was approximately 5.7 V . $R_{\text{DS,ON}}$ measured at a $V_{\text{DS}}=0.2 \text{ V}$ and $V_{\text{GS}}=0\text{V}$, increased to 1.07Ω ($R_{\text{on,sp}} = 50 \text{ m}\Omega\text{-cm}^2$), primarily due to a decrease in bulk electron mobility at elevated




Fig. 2. (a) On-state, and (b) Off-state I-V characteristics of the 4H-SiC JFET. The measurements were done on wafer at room temperature.

temperatures. $R_{DS,ON}$ was measured at temperatures ranging from room temperature to 300 °C, and is shown as a function of temperature in Fig. 4. $R_{DS,ON}(T)$ was compared to calculated values of $1/\mu_n$ [4]. It can be seen that the on-resistance trend with temperature follows the predicted mobility trend very closely, verifying that the increasing $R_{DS,ON}$ is due to increased drift layer scattering with temperature.

Pinch-off voltage (V_P) and transconductance (g_m) were also measured as functions of temperature. V_P was defined as the V_{GS} required to reducing the drain current to $<1 \mu A$ at $V_{DS}=10 V$. At room temperature, a $V_P = -26.7 V$ was measured, which increased to $-28.9 V$ at 300 °C. This negative shift in V_P is due to an increase in intrinsic carrier concentration (n_i) with temperature. Increased n_i reduces the built-in potential of the pn junction, which results in a reduction in the width of the depletion region and thus, increasing the amount of charge in the channel. To deplete the additional charge, a more negative bias is required on the gate, translating to a larger magnitude pinch-off voltage. The measurements for g_m were done at a $V_{DS} = 10 V$, and $V_{GS} = (V_P + 2V)$, to ensure that the device is in saturation mode. g_m is a direct function of the electron mobility in the lateral channel ($\mu_{n,channel}$). As expected, the value of g_m decreases as the temperature increases. It should be noted that at 300 °C, $R_{on,sp}$, which is a




Fig. 3. On-state I-V characteristics of a 4H-SiC JFET at 300 °C.




Fig. 4. On-resistance is plotted as a function of temperature. $1/\mu_n$ is also plotted for comparison.




Fig. 5. Pinch off voltage and transconductance plotted as functions of temperature




Fig. 6. Leakage current as a function of temperature. A maximum drain bias of 600 V was used, and a V_{GS} of -33 V was used.

function of electron mobility ($\mu_{n,drift}$) in the drift layer, increased by a factor of 5, which means that the value of $\mu_{n,drift}$ was reduced by factor of 5 compared to the value at room temperature. However, g_m was reduced by only a factor of two over the same temperature range, which suggests that the temperature dependence of $\mu_{n,channel}$ is different from that of $\mu_{n,drift}$.

Figure 6 shows the leakage current in the off-state at a V_{GS} of -33 V for temperatures ranging from room temperature to 300°C . Since the cavity of the package was not filled with an appropriate potting material, the drain voltage was limited to 600 V to prevent arcing. For temperatures up to 250°C , the leakage current at 600 V remained at around $0.1 \mu\text{A}$, which increased to approximately $1.5 \mu\text{A}$ at 300°C . Subsequent measurements of package leakage over the same temperature range eliminated the package as a source of the increase in leakage at 300°C . Even with this sudden jump in the leakage current, the leakage current density remains low $32 \mu\text{A}/\text{cm}^2$. This suggests that the device can be operated at temperatures up to 300°C .

HIGH TEMPERATURE DC-DC CONVERTER APPLICATION

Subsequent to discrete device characterization, devices were selected for insertion into a 2 kW, 270 – 28 V, DC-DC converter designed for 200°C operation. A simple phase-shifted H-bridge topology is utilized and was built using polyimide 10 oz Cu circuit boards, high temperature powdered-ferrite transformer cores, polyimide wire insulation, and PbSnSb high temperature solder. The rectifier section was built using 300 V, commercially available CREE Schottky diodes, and a custom gate drive circuit was modified for 0 to -36 V operation. Four, 4H-SiC JFETs, described above,




Fig. 7. Current and voltage waveforms for one of the 4H-SiC JFET low-side switches in the converter H-bridge, at 35, 200, and 304°C .




Fig. 8. (a) on-state and blocking conduction losses as $f(T)$, including decreasing mobility trend due to acoustic phonon scattering mechanism, and (b) dynamic loss data as $f(T)$ for JFET turn-on and turn-off.

were used to populate one of the three H-bridge inverter phases for high temperature characterization. This inverter phase was thermally isolated from the remaining 200°C circuit components for testing to 300°C, using a dedicated heat source. Fig. 7 shows the current and voltage waveforms for one of the low-side switches of the SiC JFET H-bridge. The I-V waveforms shown are exciting the transformer primary at 33 kHz switching frequency, 532 W input power, and at 35, 200, and 304°C case temperatures. The converter output is dissipated into a cooled 1Ω wire wound resistor load bank. V_{DS} increases from 1.89 V at 35°C to 5.03 V at 304 °C, owing to the increase in $R_{DS,ON}$ with increasing temperature. The reduction in inverter current from 3.6 A to 3.39 A over the same temperature range is attributable to a decrease in the watt-loss characteristic of the magnetic material used for transformer fabrication and thus, an increase in transformer efficiency. Fig 8a and 8b illustrate the calculation of static and dynamic loss components for the instrumented switch, as a function of temperature, from the measured waveform data. Consistent with the 2.66X increase in V_{DS} over the temperature range of measurement, is the increase in conduction loss from 2 to 11 W. This is in relative agreement with increasing drift layer carrier scattering, due to acoustic phonons, represented by the $T^{-3/2}$




Fig. 9. Turn-on and turn-off waveforms of the SiC JFET H-bridge low-side switch 35 and 304°C

mobility trend impact to drift layer resistance and thus conduction loss, also shown in Fig. 8a. The off-state power dissipation is seen to be invariant with temperature, consistent with the data of Fig. 6, and represents a negligible fraction of the total loss even at 300°C.

Fig. 8(b) illustrates the benefit of the JFETs high speed switching characteristics for both the turn-on and turn-off transients. The dominance of the turn-off energy loss characteristic is due to the inductive transformer load being commutated, resulting in a slow build-up of current during the turn-on transient and throughout the on-state. Fig. 9 is a graphical representation of the turn-on and turn-off dynamic waveforms at 35 and 304°C. As readily seen from the figure, the JFET dynamic characteristics are virtually invariant with temperature and voltage rise and fall times are on the order of 100 and 125 ns, respectively, driving an inductive element.

SUMMARY

1.8 kV, 10 mΩ-cm², normally on 4H-SiC JFETs are reported in this paper. Characterization of the devices was performed for temperatures ranging from room temperature to 300 °C. The specific on-resistance increased from 10 mΩ-cm² at room temperature to 50 mΩ-cm² at 300 °C, which agrees with temperature coefficient of bulk electron mobility. However, the transconductance decreased by only a factor of two for the same temperature range, suggesting that the electron mobility in the lateral channel has a different temperature coefficient of that in the drift layer. With –33 V applied to the gate, the device was able to block 600 V with a leakage current density less than 32 μA/cm² for all temperatures. Initial characterization of SiC JFET performance in a power converter designed for high temperature operation illustrates the significant performance potential of these devices and SiC in general. These results indicate that SiC-based devices are capable of robust performance in high temperature power applications.

ACKNOWLEDGMENTS

This work is supported by AFRL contract # F33615-01-C-2188, monitored by Dr. J. Scofield.

REFERENCES

- [1] S. Ryu, A. Agarwal, J. Richmond, J. Palmour, N. Saks, and J. Williams, “10 A, 2.4 kV Power DiMOSFETs in 4H-SiC,” *IEEE Electron Device Letters*, Vol. 23, No. 6, June 2002. pp. 321-323.
- [2] S. Krishnaswami, A. Agarwal, C. Capell, J. Richmond, S. Ryu, J. Palmour, S. Balachandran, T. P. Chow, S. Bayne, B. Geil, K. A. Jones, and C. Scozzie, “1000 V, 30 A SiC bipolar Junction Transistors and Integrated Darlington Pairs,” *Materials Science Forum Vols. 483-485*, pp. 879-900.
- [3] P. Friedrichs, R. Elpelt, R. Schorner, H. Mitlehner, and D. Stephani, “Optimization of Vertical Silicon Carbide Field Effect Transistors towards a Cost Attractive SiC Power Switch,” *Materials Science Forum Vols. 457-460*, pp. 1201-1204.
- [4] W. J. Schaffer, G. H. Negley, K. G. Irvine, and J. W. Palmour, “Conductivity Anisotropy In Epitaxial 6H and 4H SiC,” *Mat. Res. Soc. Symp. Proc. Vol. 339 (1994)*, pp. 595 – 600.